Paapa Kwesi Quansah, Ernest Bonnah, SEDIS Lab

Name: Paapa Kwesi Quansah, Ernest Bonnah, SEDIS Lab
GitHub: https://github.com/sedislab

Libraries

Runtime verification with Signal Temporal Logic on a microcontroller.